Performance evaluation of multipliers in reconfigurable hardware

Thumbnail Image

Files

JNSF-36(3)-235.pdf (255.89 KB)

Date

2008-9

Authors

Journal Title

Journal ISSN

Volume Title

Publisher

National Science Foundation:Colombo

Abstract

Description

Keywords

Computer hardware, Multiplier hardware architecture, Field programmable gate array (FPGAs), Reconfigurable computing, Resource utilization, Hardware description Language (VHDL), Computer Science

Citation

Journal of the National Science Foundation of Sri Lanka, 36(3):p.235-237

URI

https://dl.nsf.gov.lk/handle/1/5942

Collections

Journal of the National Science Foundation of Sri Lanka

Endorsement

Review

Supplemented By

Referenced By

Copyright © National Science Foundation, Sri Lanka

Solution and developed by the NSLRC of National Science Foundation, Sri Lanka