Performance evaluation of multipliers in reconfigurable hardware

Thumbnail Image

Date

2008-9

Journal Title

Journal ISSN

Volume Title

Publisher

National Science Foundation:Colombo

Abstract

Description

Keywords

Computer hardware, Multiplier hardware architecture, Field programmable gate array (FPGAs), Reconfigurable computing, Resource utilization, Hardware description Language (VHDL), Computer Science

Citation

Journal of the National Science Foundation of Sri Lanka, 36(3):p.235-237

Endorsement

Review

Supplemented By

Referenced By